In visual cryptography, the secret can be any written text, graphical representation, or 
Introduction
An effective and secure protection of sensitive information is the primary concerned in communication systems or network storage systems. Never the less, it is also important for any information process to ensure data is not being tampered with. Encryption methods are one of the popular approaches to ensure the integrity and confidentiality of the protected information [13, 9] . However one of the critical vulnerabilities of encryption techniques is protecting the information from being exposed. To address these reliability problems, especially for large information content items such as secret images (satellite photos or medical images), an image secret sharing schemes (SSS) is a good alternative to remedy these types of vulnerabilities [4, 2] .
Because of the popular usage of images in network application in recent years, the way of sharing a secret image has attracted wide attention. Noar and Shamir proposed first the idea of visual cryptography. The scheme provides an easy and fast decryption process that consists of Xeroxing the shares onto transparencies and then stacking them to reveal the shared image for visual inspection. The scheme which differs from traditional secret sharing does not need complicated cryptographic mechanisms and computations. Instead it can be done directly by the human visual system. However the generated noisy share may be suspicious to invaders and their scheme had 2n pixel expansion at best case. Iwamoto and Yamamoto [14] in 2002, worked on an n-out-of-n visual secret sharing scheme for gray-scale images. They developed a secret sharing scheme that encodes gray-scale images with a limited number of gray levels. The loss in the contrast is so large such that the recovered image is distorted. In other methods that construct a visual secret sharing scheme with a general access structure for plural secret images have been proposed [7] [15] [16] [17] [18] .They have shown that most previous work of visual cryptography scheme for plural image suffered from the leak out of some information in each share about the other secret images of the scheme. The systems suffered from the deterioration of the image quality in addition to the weakness in the security and there are pixels expansion step in all of method so needed some computation must be applied to reproduce the secret image.
In this study, non-expansion VSS method with a PRNG is proposed. The size of the image shares and the recovered image are the same with the size of the original image. However the recovered image is not distorted. This approach provides a high security to protect the image content and an adaptive method to reconstruct image without deterioration of the image quality. To meet the demand of the network applications the minimum storage space and the speed of execution have been considered in the software implementation.
The rest of this paper is organized as follow: the principle of the proposed VSS approach, secret sharing scheme, linear feedback shift register and feedback clock control are described in section 2; The PRNG design and algorithm are described in section 3; a detailed algorithm to implement the proposed approach is presented in section 4; experimental results are illustrated with discussion, and performance evaluations are calculated in section 5. Finally, the conclusions are given in Section 6.
Principle of VSS approach

Secret Sharing Schemes (SSS)
The VSS scheme for a set of P of n participants is a method to encode a Secret Image SI into n shadow images called shares, where each participant in P receives one share. Certain qualified subsets of participants can visually recover the secret image, but other forbidden set of participants have no information on SI.The condition (or conditions) that needs to be satisfied to qualify a set for recovering the secret image differs according to the scheme being used. The condition can be the number of shares distributed to the participants, i.e.( k out of n) scheme where 1< K ≤ n (threshold visual cryptography scheme), or it can be satisfying specific conditions that represent the specifications of access structures capable of recovering Secret image. A visual recovery for a set (X⊆P) consists of (Xeroxing) the shares given to the participants in X onto transparencies, and then superimposing them and align them carefully. The secret image will be recovered if the shares given to the members of X satisfy the qualification conditions for recovery. In other words the recovery of the original secret image does not require performing any cryptographic computation. The only requirement of recovering the SI is the use of human visual system to recognize the SI. A traditional SSS typically involves computation in a finite field; in a visual scheme, the computation is performed by human visual system [8, 10] .
In the special case of (2 out of 2) SSS problem, using two sub-pixels per pixel could distort the aspect ratio of the original image. So that he recommended using 4 sub-pixels per pixel in (2X2) array as shown in " Figure 1 . Sub-Pixels arrays" where each share has one of the visual forms [6] . 
Linear Feedback Shifts Register (LFSR)
A feedback shift register is made up of two parts: a shift register and a feedback function as shown in " Figure 2 . a. Feed back shift register". The shift register is a sequence of cells that can hold elements of specific type usually numerical data of type binary. At each time a bit needed all the bits in the significant shift register are shifted one bit to the right. The new leftmost bit is computed as a function of the other bits in the register .The output of the shift register is one bit, often the least bit .The period of a shift register is the length of output sequence before it starts repeating.The feedback function can be the XOR of certain bits in the register as shown in " Figure 2 . b. Linear feed back shift register", the list of these bits is called a tap sequence [5] . Using LFSRs as a building block in random generator can increase the immunity of generators against the threats. Combining more than one LFSR of different lengths, different primitive feedback polynomials, and the lengths is all relatively prime, then the whole system is maximal period. The key is the initial state of the LFSRs. Every time a bit is required, the LFSRs is shifted once (this is sometimes called clocking). The output bit is a function, preferably a nonlinear function, of some of the bits of the LFSRs. To achieve nonlinear effects on key stream generators, designers irregularly clock certain parts of the generators [1, 12] Horizontal shares Vertical shares
Diagonal shares
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Feedbacks Clock Control
The idea of a shift register that controls its own clock is developed. Whenever the output symbol is a zero, d clock pulses are applied to the LFSR, and in case the output symbol is a one, k clock pulses are applied to the LFSR. The effect on the output sequence is that of an irregular decimation; correspondingly, the resulting sequence is termed a [d, k] self-decimated sequence [1] . The [d, k]-selfdecimated sequence generator is a singular device, that is, the state diagram will in general contain (one or more) cycles and tails. Depending on the initial state there may be a pre-period in the self-decimated sequence [2] .
The self-decimation generator could not be used directly as a key stream generator since any of its output digits directly reveals a state bit, and when the stepping rule is known, the position of the next state bit is copied to the output sequence. A simple improvement is based on using different elements of the shift register sequence for the feedback clock control and the output.
Our VSS scheme uses LFSRs and S-boxes besides using clockwise. The S -boxes have been used to add nonlinearity property to the generated pseudo-number sequences .The values in these S -boxes are subject to changes to make it harder to be guessed. It is an effective and secure approach to prevent the secret image from being stolen, lost or corrupted.
PRNG
A novel approach PRNG based on LFSR combined with the use of S -boxes and random permutations is proposed. Pseudo random numbers play an important role in any secure encryption scheme .The combination of sub-pixels of each encoded pixel in a secret image of visual cryptography must be unpredictable to say the scheme is secure .This requires permuting the combination of the sub-pixels randomly. For cryptographic applications, it makes some sense to take advantage of the encryption logic available to produce random numbers [11] . A sequence is said to be pseudo -random if it has these properties:
i-Looks random .This means that it passes almost all the statistical tests of randomness.
ii-Unpredictable .It must be computationally infeasible to predict what the next random element will be, given complete knowledge of the algorithm or hardware generating the sequence and all of the previous elements in the stream [3] .
PRNG Design
The outline structure of the proposed PRNG is shown in " Figure 3 . The design of Proposed generator", it consist of LFSR, s -boxes and clock controlled shift registers in addition to 256 bits EPROM (Erasable Programmable Read Only Memory) , the generator has the following parts:
i -System (A): This part consists of 8-LFSRs with different lengths and tapping (the locations of the shift register that are used to compute the feedback value).
ii -System (B): This consists of 6-LFSRs with different lengths and tapping. iii -EPROM :256 -bits storage Each LFSR in both system (A ) and system (B) has been chosen such that it gives maximum period; its initial values does not return back it is clocked 2n-1 times .The lengths of the linear feedback shift registers need not to be relatively prime since the number of shifts for each one is not fixed. The number of the linear feedback shift registers of system (A) has been chosen such that each one contributes one bit of the 8-bits address of the EPROM .The number of the linear feedback shift registers of system (B) has been chosen such that they can control the whole generator .The first two are used to make decision on the number of shifts for each linear feedback shift register of system (A), whereas the third one is used to modify the output bit selected from the EPROM . The fourth one is used to update the content of the EPROM, and the last two are used to make decision on the delay step . The EPROM size is chosen such that it is large enough to be unpredictable .The hardware implementation considerations also were taken in choosing the size of EPROM.
Initializing the generator involves defining the length and the tapping of each linear feedback shift register, and filling both of the shift registers and the EPROM with the initial values. The definitions of the length and the tapping of the shift registers are done as defined in "Table1. Length and tapping of LFSRs of system (A) " and " Table 2 . length and tapping of LFSRs of system (B) ".filling the shift registers is done through using a key of 30 printable characters length. The ASCII values of each key character is converted into binary after subtracting the value 31 (the largest ASCII value of control characters) to make sure that there will be almost a balance between zeros and ones in the key bit stream by excluding the ASCII values corresponding to nonprintable characters. The least significant bit of each shift register is set to 1 to avoid filling the entire shift register with zeros. 
PRNG algorithm
The proposed generator has been developed to generate random integer values in a specified range . These values will be used to form permutation combinations for sets of sub pixels. The outline algorithm for generating one random positive integer (r) in the range 0 to (m-1) is shown below Step 4 :Compute the sufficient number of bits (NoB) for the required range.
Step Step 6 :Compute the decimal value corresponding to the generated sequence d
Step 7: Set the random value r to d Modula m.
Output :Random decimal value r
In the first step the generator involves defining the length and the tapping of each linear feedback shift register, and filling both of the shift registers and the EPROM with the initial values as shown in table 1 and 2.
The EPROM is filled by moving all the shift registers and set the EPROM bit values to the output bits produced from these shift registers. Moving the whole system for a finite number of rounds before using it starts generating the actual keys. Ensures that the initial values will not be used directly in generating the random values to prevent tracking the initial values as shown in step 2. The procedure is taken here, that is computing the minimum number of bits NoB required for the value x where x represents 2NoB such that x is the smallest integer greater than or equal to upper bound of the specified range. The use of EPROM here (in step3) gives the generator the power to resist the correlation between the output sequence and any of shift registers; It provides a mean of nonlinear function. The bit in the specified location of the EPROM is updated through xoring it with the output bit of the shift register 3 of system (B). The step 4 is important to make the EPROM dynamic (not fixed) which gives additional power to the generator. Finally the resulting bit is considered only if the multiplication of the outputs bits of shift registers number 5 and 6 are zero. The last step means there would be approximately %25 randomly neglected steps. Summing the resulting bits and computing the final random Steps (iii) through (v) can be repeated for any specified number of times to generate sequence of bits with sufficient length to produce a random number in any required range. The required range is determined at the beginning. The number of bits is almost equal to 2 log n . The sequence of bits of length NoB is converted into integer value x. Finally x modulo the upper bound of the required range is set to r that represents the final generated random number
Implementing VSS scheme
The proposed schemes have been implemented on palletized (uses lookup table) binary image of bitmap (BMP) image file format type. See " Figure 4 . Block diagram scheme" the general design for the proposed schemes needs the fulfillment of the following procedures:
1-Reading the secret image from a file 2-Normalizing the image data: In this process the image is modified such that each group of pixels of length m will represent the number of sub-pixels required in the specified scheme .This can be done using the algorithm below for unifying one byte Output :Unified byte A 3-Encoding the image into the required number of shares: In this process, each unified pixels from the previous process is encoded into the n sets (n is the number of shares) of the same length as the original set of pixels .This can be done using two tables that represent the base matrices St (where t=0, 1) of the used scheme. Thus, the number of elements in each table is equal to the number of shares or participants (n). Each time the tables are used, they should be updated. This update process includes permuting the tables in random fashion using the PRNG algorithm.
4-Writing the shares: To write the shares to output files, we use the algorithm below for encoding block of pixel of length 8. Step 3 :Swap some columns of both tables in the same way
Step 4 :Swap some rows of both tables Output :N shares stored on files 
Experimental results and performance evaluation
Result and Discussion
Some issues that need to be taken into consideration when implementing any software project include the tradeoff between required space and speed, the security versus the maintainability and the generality verses efficiency. Here in the implementation of visual cryptography schemes, the security of scheme takes priority over the other issues. The security has been maintained by using perfect schemes and secure random generator. The second important issue is the applicability of the scheme.
This can be achieved using schemes that require limited space and available tools. Apart from the reduction in pixel expansion, the schemes implemented here need minimum requirements to be implemented. The use of BMP image file formats makes the schemes easy to be used.
In this section, some experimental results are shown to prove the feasibility of the proposed scheme. We will show as an example the effect of our method for the (2-out-2) scheme, using two sub-pixels per pixel gives better more efficient results than the one suggested by Shamir that requires four subpixels per pixel. as shown in " Figure 5 . 2-out of-2 scheme".
The size of the original secret image file is 32,062 bytes, and the size of each share is 32,062 bytes, that means there is no pixel expansion. The usage of non-perfect scheme can be insecure. Sometimes less number of shares than the supposed number might give information about the secret image. For instance three shares from non-perfect scheme as shown in " figure 6 . 4-out of-4 scheme"might reveal some information about the original secret image.
(1) (2) (3) (4) Figure 6 . The 4-out of -4 (1)using less than 4 shares perfect scheme (2)using less than 4 shares non perfect scheme (3)the recovered image using 4 shares of the proposed scheme.
The secret image shown in "figure 7. 3-out of-4 scheme", with file size is 1822 bytes, is encoded using 3-out-of-4 perfect scheme. It gives the result shown in the same figure that has no pixel expansion whose files size is 1822 bytes.
Figure7.
A secret image recovered using 3-out of-4 of the proposed perfect scheme
Performance evaluation of PRNG
Linear Complexity: Though the lengths of the linear feedback shift registers of the proposed generator are not relatively prime, the linear complexity (LC) of the whole generator is almost 2808 where 808 represent the summation of the lengths of all the shift registers .This can be explained by noticing that the linear complexity (LC) of combining n relatively prime shift registers that give maximum period as:
Since the number of shifts for each LFSR is controlled by random value of another linear feedback shift register then the whole system gives maximum period regardless whether the lengths of the shift registers are relatively prime or not , this fact is checked using relatively short LFSR and it showed that it gives maximum period. 
Thus, the whole generator is of approximately 2808. Correlation Immunity: The existence of the EPROM in the architecture of the generator is to increase the immunity against the correlation between parts of the generator and the ultimate output random sequence .This non -linearity property prevents the dependency of the output on any part of the generator . Every one of the LFSRs contributes only in a small part to the address which is used to get only one bit out of the EPROM .The delay step is another effect to increase the immunity against correlation by stopping 25% of the output bits from being part of the final sequence .The key, that is used to initialize the generator, is not used directly .The generator is moved for a number of times before starting the real generation process .This can be thought of as an adaptation to initial values provided by the key.
Randomness Tests: To ensure the highest degree of security, some randomness measuring approaches should be applied. In the current work, five statistical tests evaluation have been applied. First, the Frequency test is used to ensure that there is roughly the same number of 0s and 1s in a given sequence. Second, Serial test is used to check that the number of bit transitions of different types (i.e. 00, 01, 10, and 11) are about the same. In the Poker test, the sequence is partitioned into block of size m and then the frequency of each type of section of length m in the sequence is counted. Auto -Correlation test is used to check for correlation between the sequence and its (non-cyclic) shifted version. Finally, Run test is used to check a degrees of freedom. As shown in " Table 3 .statistical tests results" .
Conclusions
The simplicity of recovering the original secret image, which needs no computation at all, makes the research in this area very interesting. By processing the pixels of the secret image in the proposed schemes collectively, there is no pixel expansion .The size of each share is the same as the size of the original secret image .Applying the proposed (k-out-of-k) visual secret sharing scheme in case (k=2) has shown that there is no problem in using two sub-pixels for each pixel .The quality of the recovered secret image that uses two sub-pixels for each pixel is better than the one recovered using Shimmer's scheme .
The security of the schemes is maintained through using perfect schemes and secure random generator .The random generator that has been developed and used here meets the randomness conditions .It uses clocked linear feedback shift register .The design of the generator gives maximum period without the need to use relatively prime lengths of shift registers. Using LFSR in pseudorandom generator has some important properties such as the ease of use, the ease of implementation in digital hardware, and the ability to reproduce the same sequence using the same key or the same initialization which makes it appropriate for online encryption. 
